Skip navigation

Please use this identifier to cite or link to this item: http://10.10.120.238:8080/xmlui/handle/123456789/672
Full metadata record
DC FieldValueLanguage
dc.contributor.authorNaz S.F.en_US
dc.contributor.authorAhmed S.en_US
dc.contributor.authorKo S.-B.en_US
dc.contributor.authorShah A.P.en_US
dc.contributor.authorSharma S.en_US
dc.date.accessioned2023-11-30T08:44:52Z-
dc.date.available2023-11-30T08:44:52Z-
dc.date.issued2022-
dc.identifier.issn0894-3370-
dc.identifier.otherEID(2-s2.0-85113219843)-
dc.identifier.urihttps://dx.doi.org/10.1002/jnm.2946-
dc.identifier.urihttp://localhost:8080/xmlui/handle/123456789/672-
dc.description.abstractIn this paper, a loop based coplanar random access memory (RAM) cell with set/reset ability using quantum-dot cellular automata (QCA) technology is first proposed. The operation of the RAM cell is validated physically as well as by simulations using QCADesigner tool. The energy dissipation analysis of the proposed RAM cell demonstrates that the proposed design dissipates very low energy. Additionally, the fault tolerance to single cell missing and addition defects of the proposed RAM cell is also presented. Further, we designed a coplanar 1 × 4 RAM which consists of four proposed RAM cells, one 2:4 decoder and one 5-input majority voter along with the control signals required for the proper operation of the RAM. The proposed RAM cell and 1 × 4 RAM designs achieve performance improvement of up to 88.16% and 79.28%, respectively from the existing design in terms of QCA circuit cost. These structures can therefore be used to design efficient higher order RAM structures. © 2021 John Wiley & Sons Ltd.en_US
dc.language.isoenen_US
dc.publisherJohn Wiley and Sons Ltden_US
dc.sourceInternational Journal of Numerical Modelling: Electronic Networks, Devices and Fieldsen_US
dc.subjectcircuit designen_US
dc.subjectnanoelectronicsen_US
dc.subjectquantum-dot cellular automataen_US
dc.subjectRAM cellen_US
dc.subjectRAM designen_US
dc.titleQCA based cost efficient coplanar 1 × 4 RAM design with set/reset abilityen_US
dc.typeJournal Articleen_US
Appears in Collections:Journal Article

Files in This Item:
There are no files associated with this item.
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.